

clr
clk
M
divider_count0_i
RTL_ADD
divider_count_i
RTL_MUX
divider_count_reg[31:0]
RTL_REG_SYNC
tick_i
RTL_ROM
tick_reg
RTL_REG_SYNC
FF0
Q0_i
RTL_INV
Q_reg
RTL_REG_SYNC
Q0_i_0
RTL_AND
t_ff
count[3:0]
T10_i
RTL_INV
T20_i
RTL_AND
T20_i_0
RTL_AND
T31_i
RTL_AND
T31_i_0
RTL_AND
T30_i
RTL_AND
T30_i_0
RTL_AND
T1_i
RTL_MUX
T2_i
RTL_MUX
T3_i
RTL_MUX
FF1
t_ff
FF2
t_ff
FF3
t_ff